A D-Band Amplifier in 65 nm Bulk CMOS for Short-Distance Data Center Communication
نویسندگان
چکیده
منابع مشابه
Integrated D-band transmitter and receiver for wireless data communication in 65 nm CMOS
A 140 GHz transmitter (Tx) and receiver (Rx) chip set has been developed in 65 nm CMOS by using on– off keying non-coherent modulation to support high speed proximity data communication. To the author’s best knowledge, it enables the first integrated multi-Gbps data link in D-band by saving power hungry frequency synthesizer, high speed data convertors and complicated digital signal processor. ...
متن کاملA V-BAND LOW-NOISE AMPLIFIER CO-DESIGNED WITH ESD NETWORK IN 65-nm RF CMOS
A V-band low-noise amplifier (LNA) with electrostatic discharge (ESD) protection using RF junction varactors is demonstrated in a 65-nm CMOS technology. The gate-source junction varactor is used to achieve a power-constrained simultaneous noise and input matching, and also as an auxiliary ESD protection for the NS and ND modes. The measured results shows an over 2.0-kV ESD protection in the PD ...
متن کاملTunable Balun Low-Noise Amplifier in 65 nm CMOS Technology
The presented paper includes the design and implementation of a 65 nm CMOS low-noise amplifier (LNA) based on inductive source degeneration. The amplifier is realized with an active balun enabling a single-ended input which is an important requirement for low-cost system on chip implementations. The LNA has a tunable bandpass characteristic from 4.7 GHz up to 5.6 GHz and a continuously tunable ...
متن کاملA 3.3 V 72.2 Mbit/s 802.11n WLAN transformer-based power amplifier in 65 nm CMOS
This paper describes the design of a power amplifier (PA) for 802.11n WLAN fabricated in 65nm CMOS technology. The PA utilizes 3.3V thick gate oxide (5.2nm) transistors and a twostage differential configuration with integrated transformers for input and interstage matching. A methodology used to extract the layout parasitics from electromagnetic (EM) simulations is described. For a 72.2Mbit/s, ...
متن کاملSAR ADC in 65 nm CMOS
This paper presents a Successive Approximation Register Analog-to-Digital Converter (SAR ADC) design for sensor applications. An energy-saving switching technique is proposed to achieve ultra low power consumption. The measured Signal-to-Noise-and-Distortion Ratio (SNDR) of the ADC is 58.4 dB at 2 MS/s with an ultra-low power consumption of only 6.6 μW from a 0.8V supply, resulting in a Figure-...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2018
ISSN: 2169-3536
DOI: 10.1109/access.2018.2871047